Designing of a reversible fault tolerant booth multiplier
DOI:
https://doi.org/10.3329/bjsir.v53i3.38266Keywords:
Reversible logic circuit, Fault tolerant circuit, Reversible booth multiplier, Quantum cost, Garbage outputAbstract
Conventional logic dissipates more power by losing bits of information whereas reversibility recovers bit loss from the unique input-output mapping. This paper presents the design of a reversible fault tolerant booth multiplier which can multiply both signed and unsigned numbers. The proposed circuit tolerant designed using only fault tolerant reversible gates. Thus the entire scheme inherently becomes fault tolerant. Several theorems on the numbers of gates, garbage outputs, quantum cost of the proposed design have been presented to show the efficiency of the design. The result analysis shows that the proposed design is optimized in terms of all cost parameters. The simulation of the proposed circuit verifies the correctness of the circuit.
Bangladesh J. Sci. Ind. Res.53(3), 199-204, 2018
Downloads
29
26
Downloads
Published
How to Cite
Issue
Section
License
Bangladesh Council of Scientific and Industrial Research (BCSIR) holds the copyright to all contents published in Bangladesh Journal of Scientific and Industrial Research (BJSIR). A copyright transfer form should be signed by the author(s) and be returned to BJSIR.
The entire contents of the BJSIR are protected under Bangladesh Council of Scientific and Industrial Research (BCSIR) copyrights.
BJSIR is an open access journal, and articles are distributed under the terms of the Creative Commons Attribution-NonCommercial License (CC BY-NC) Creative Commons Attribution-NonCommercial 4.0 International License which allows others remix, tweak, and build upon the articles non-commercially, and although their new works must also acknowledge and be non-commercial, they dont have to license their derivative works on the same terms.