SELF-ASSEMBLE MONOLAYER DEPENDENT FIELD EFFECT TRANSISTOR'S PERFORMANCE BASED ON TETRACENE SINGLE-CRYSTAL

MD. MINARUL ISLAM

Department of Chemistry, Jahangirnagar University, Savar, Dhaka 1342, Bangladesh

Abstract

Organic field effect transistors with an active layer based on the tetracene single-crystal were fabricated. It was found that organosilane self-assemble monolayer (SAM) modified device with tetracene single-crystals gave higher mobility and on/off ratio rather than untreated device. SAM modified tetracene single-crystal transistors with parylene gate insulator showed the highest mobility of 0.66 cm 2 V $^{-1}$ s $^{-1}$ and high on/off ratio of $\sim 10^4$. This finding demonstrates that SAM treatment decrease the charge leakage between source and drain which help to decrease the off current with greater extent and increase the on current slightly of the tetracene single-crystal field-effect transistors.

Introduction

Organic semiconductors have been recently attracted much attention for their applications in organic field-effect transistors (OFETs) and significant progress has been made in OFET performance. Organic semiconductors such as oligoacenes, oligothiophenes and their derivatives have been studied as fundamental building blocks for OFET.² Most of the research has been performed on thin film transistors (TFTs), because majority of unsubstituted conjugated organic oligomers exhibit good crystalline film forming properties. These molecules typically crystallize in herringbone packing motif, in which π -orbital repulsion is minimized by the 2D edge-to-face molecular arrangement resulting in better polycrystalline films. The highest charge carrier mobility in polycrystalline films has been achieved with pentacene used as a benchmark semiconductor material with the highest reproducible mobility of $\sim 1 \text{ cm}^2\text{V}^{-1} \text{ s}^{-1}$. The performance of TFT devices mainly depends on film morphology and it depends on many parameter like molecular structure of semiconductor, nature of substrate, thin film deposition temperature and deposition rate etc. Organic single-crystal transistors have been developed as an ideal tool for the exploration of charge transport in organic semiconductors.⁵ Research in single-crystal FETs (SCFETs) has been intensifying due to their advantages in studying the intrinsic carrier transport properties, free from extrinsic effects of grain boundaries, molecular disorder and associated with them charge traps.⁶

In general, silicon dioxide (SiO₂) is used as gate insulator in the OFETs though organic FETs on bare SiO₂ suffer from several problems which depend on the nature of the semiconductor/SiO₂ interface.⁷ It is wellknown that SiO₂ surface contains defect sites which can trap charge in the channel.⁸ The self-assemble monolayer (SAM) of organosilane compounds is used as buffer layer between the semiconductor active layer and the gate insulating layer in organic FETs to reduce the charge trapping sites, which

^{*}Author for correspondence; e-mail: mm_islam666@yahoo.com

influence the OFET performance.^{9,10,11} The device performance of organic FETs is strongly dependent on the nature of SAM molecules. Recently parylene gate insulator is used as interfacial layer in organic single-crystal transistors due to its smooth surface as the charge transport in organic FETs takes place through the first few layers of semiconductor near the semiconductor/gate insulator interface.^{12,13} The great advantage of parylene gate insulator is it does not react with organic semiconductors.

In this work, we report the single-crystal FETs characteristics of tetracene using self-assemble monolayer (SAM) treated substrate which exhibits very high mobility of 0.66 cm² V⁻¹ s⁻¹ rather than untreated device (0.38 cm² V⁻¹ s⁻¹) and high on/off ratio of $\sim 10^4$ than untreated one (up to 10^2).

Experimental

Single-Crystal growth

Plate and ribbon like crystals of tetracene were grown by physical vapour transport method 14 in the presence of a stream (30cc/min) of ultra pure argon at 220° C. Tetracene was purchased from Aldrich and used without further purification. First and second time grown crystals were resublimed to get more pure crystals as the device performance also depends on the crystal quality. Purchased tetracene actually not 100% pure and it is easily oxidized in atmosphere. When resublime it, we found some residue in sublimation boat at every time though the crystal was look like same and we do not find any change in UV data. Photograph of tetracene crystals is shown in Fig. 1 which is taken by digital camera using normal mode. In this Fig. shape and color of the tetracene crystals are shown clearly. Crystal thickness actually depends on time, argon flow rate and temperature. Tetracene crystals with thickness of $10-80~\mu m$ were found and crystal thicknesses of $40-80~\mu m$ were used in our device. Tetracene adopt herringbone molecular packing arrangements with an edge-to-face pattern. 16,17



Fig. 1. Digital photograph of tetracene single-crystals.

196 M. M. ISLAM

Device Fabrication

The device substrates were cleaned in piranha solution ($H_2SO_4/H_2O = 4:1$) then through washed with de-ionized (DI) water and put in an ultrasonic bath for 5 min with DI water and washed again with water. Finally, the washed substrates were dried with stream of nitrogen. The cleaned substrates were placed in 10 mM of n-octadecyltrichlorosilane (ODTS) solution in dry toluene for 3 min to make a self-assemble monolayer (SAM), and after removing the substrates from the solution it was washed with dry toluene dried by the stream of nitrogen. ODTS monolayer is usually used in thin film transistors to improve the device performance.¹⁸ The reported thickness of ODTS self-assembled monolayer is 2.6 nm. ¹⁹ The origin of improvement is complicated due to its effect on the thin film morphology.²⁰ Top-gate/top-contact tetracene single-crystal devices were fabricated (Fig. 2). Colloidal graphite was used as source, drain and gate contacts; parylene used as dielectric gate insulator.²¹ Thickness of source, drain and gate contact were not measured. To minimize the trap density, parylene used as gate dielectric insulator for FETs fabrication.^{22,23} The graphite was painted on the smooth untreated tetracene single-crystal surface. The channel length (L) and width (W) (Fig. 2) were 1.0 -0.45 mm and 0.50 - 0.20 mm respectively. Parylene was deposited on the tetracene single-crystal with preformed source and drain contacts in a homemade reactor. Finally colloidal graphite was painted on the top of the parylene over the region between the source and drain as a gate electrode. Parylene film thickness was measured with alpha step. The measured parylene thickness was 1.25 - 2.35 um.




Fig. 2. Schematic diagram of tetracene single-crystal field effect transistors (a) with bare substrate and (b) with ODTS/substrate.

Results and Discussion

The electrical characteristics of the tetracene single-crystal FETS were measured in a dark chamber using a computer controlled Agilent HP4156 semiconductor parameter analyzer at ambient condition. The transistors were operated in the accumulation mode by applying a negative gate voltage. The source electrode was grounded, and the drain electrode was negatively biased between 0 and -80 V. Typical output and transfer

characteristics of tetracene single-crystal FETs are shown in Fig. 3. It shows the p-type electrical characteristics of the tetracene single-crystal FETs. The drain current exhibited a good saturation at different gate voltages at high drain voltages (Fig. 3 (a) and (b)). In Fig. 3(d) the device off current is very low with compare to off current of device without SAM (Fig. 3c). As a result the on/off ratio of device with SAM is higher than device without SAM. The upper graph (Fig. 3(d)) is more bending than lower one due to very low off current. The charge carrier mobilities were calculated in the saturation regime according to the equation

$$I_{ds} = \frac{W}{2L} C_i \mu (V_g - V_{th})^2$$

where μ is the carrier mobility, C_i is the gate capacitance per unit area, W and L are the channel width and length, I_{ds} is the source drain current, V_g is the gate voltage, and V_{th} is the threshold voltage.




Fig. 3. Electrical characteristics of tetracene single-crystal FETs: (a) and (b) output characteristics, (c) and (d) transfer characteristics with bare and ODTS modified substrate respectively.

The output characteristics show well-developed saturation regime at several gate voltages. Hole mobilities as high as $0.66~\rm cm^2~V^{-1}~s^{-1}$ with an on/off ratio of $\sim 10^4$ has been measured for ODTS SAM-modified devices in saturation regime at ambient conditions. This high value was achieved due to the SAM modified substrates. The performance of

198 M. M. ISLAM

the transistors was highly reproducible. Morpurgo group also reported the single-crystal FET mobility of tetracene up to $0.4~\rm cm^2~\rm V^{-1}~\rm s^{-1}$ using the same device pattern without SAM. Our results suggest that the charge leakage between source and drain is an important parameter for organic semiconductors which greatly influenced the device performance. We have performed a control experiment with and without ODTS SAM with the same device configuration in the absence of a semiconductor. The measured current for without SAM is in the order of $10^{-8}~\rm A$, whereas on an ODTS-modified substrate, the current dropped to $10^{-10}~\rm A$ (Fig. 4). This charge leakage reduces the on/off ratio of the device. The leakage may be due to charge conduction on the hydroxyl surface with adsorbed moisture.




Fig. 4. I_{ds} vs. V_{ds} curves for bare glass and ODTS-modified glass substrate.

Conclusion

In conclusion, we have studied the transistor operation of single-crystal FETs based on tetracene that has a edge to face $\pi\text{-conjugated}$ framework using ODTS self-assemble monolayer (SAM) modified substrate. SAM treated tetracene single-crystal FETs exhibited the higher charge carrier mobilities up to 0.66 cm² V^{-1} s $^{-1}$ and high on/off ratio up to 10^4 than untreated FETs (up to 0.38 cm² V^{-1} s $^{-1}$ and high on/off ratio up to 10^2) in ambient conditions. The performance of these transistors was highly reproducible. These results indicate that the untreated FETs have charge leakage between source and drain which help to increase the high off current and slightly decrease the on current. Further microscopic studies are required to get more information about function of SAM on organic field effect transistors.

Acknowledgment

The author thanks the Academia Sinica, Taiwan (the Republic of China) for instrumental and financial support.

References

- 1. A. R. Murphy and J. M. J. Frchet, Chem. Rev., 2007, 107, 1066.
- 2. M. Bendikov, F. Wudl and D. F. Perepichka, Chem. Rev., 2004, 104, 4891.
- 3. H. Klauk, Chem. Soc. Rev., 2010, 39, 2643.
- 4. Y. Y. Lin, D. J. Gundlach, S. F. Nelson and T. N. Jackson, *IEEE Electron Device Lett.*, 1997, **18**, 606.
- L. Jiang, H. Dong and W. Hu, J. Mater. Chem., 2010, 20, 4994.
- 6. M. E. Gershenson, V. Podzorov and A. F. Morpurgo, Rev. Mod. Phys., 2006, 78, 973.
- 7. L. Zuppiroli, L. Si-Ahmed, K. Kamaras, F. Nuesch, M. N. Bussac, D. Ades, A. Siove, E. Moons and M. Grätzel, *Eur. Phys. J. B*, 1999, **11**, 505.
- 8. S. Suárez, F. D. Fleiscli, M. Schaer, and L. Zuppiroli, J. Phys. Chem. C, 2010, 114, 7153
- 9. S. Kobayashi, T. Nishikawa, T. Takenobu, S. Mori, T. Shimoda, T. Mitani, H. Shimotani, N. Yoshimoto, S. Ogawa, and Y. Iwasa, *Nat. Mater.*, 2004, **3**, 317.
- 10. K. P. Pernstich, S. Haas, D. Oberhoff, C. Goldmann, D. J. Gundlach, B. Batlogg, A. N. Rashid, and G. Schitter, *J. Appl. Phys.*, 2004, **96**, 6431.
- 11. C. Huang, H. E. Katz and J. E. West, *Langmuir*, 2007, 23, 13223.
- 12. M. E. Gershenson, V. Podzorov and A. F. Morpurgo, Rev. Mod. Phys., 2006, 78, 973.
- 13. M. Kiguchi, M. Nakayama, T. Shimada and K. Saiki, *Phys. Rev. B*, 2005, **71**, 035332.
- 14. R. A. Laudise, Ch. Kloc, P.G. Simpkins and T. Siegrist, J. Cryst. Growth, 1998, 187, 449.
- L. B. Roberson, J. Kowalik, L. M. Tolbert, Ch. Kloc, R. Zeis, X. Chi, R. Fleming and C. Wilkins, J. Am. Chem. Soc., 2005, 127, 3069.
- 16. J. M. Robertson, V. C. Sinclair and J. Trotter, Acta. Cryst., 1961, 14, 697.
- 17. G. R. Desiraju and A. Gavezzotti, J. Chem. Soc., Chem. Commun., 1989, 621.
- 18. R. Hayakawa, M. Petit, T. Chikyow and Y. Wakayama, Appl. Phys. Lett., 2008, 93, 153301.
- 19. S. R. Wasserman, G. M. Whitesides, I. M. Tidswell, B. M. Ocko, P. S. Pershan and J. D. Axe, *J. Am. Chem. Soc.*, 1989, **111**, 5852.
- 20. A. A. Virkar, S. Mannsfeld, Z. Bao and N. Stingelin, Adv. Mater., 2010, 22, 3857.
- 21. R. W. I.; de Boer, T. M. Klapwijk and A. F. Morpurgo, Appl. Phys. Lett., 2003, 83, 4345.
- 22. V. Y. Butko, X. Chi, D. V. Lang and A. P. Ramirez, Appl. Phys. Lett., 2003, 83, 4773.
- 23. V. Podzorov, S. E. Sysoev, E. Loginova, V. M. Pudalov and M. E. Gershenson, *Appl. Phys. Lett.*, 2003, **83**, 3504.

(Received: 12 August, 2012; Accepted: 10 November, 2012)

200 M. M. ISLAM

$$\begin{split} &I_{d} \; (\mu A)x \; 0.01 \qquad I_{d} \; (\mu A)x \; 0.01 \qquad V_{d}(V) \qquad V_{d}(V) \qquad V_{g}(V) \qquad V_{g}(V) \qquad I_{d}(A) \qquad V_{d}(A) \\ &I_{d} \; (\mu A)x \; 0.01 \qquad I_{d} \; (\mu A)x \; 0.01 \qquad V_{d}(V) \qquad V_{d}(V) \qquad V_{g}(V) \qquad V_{g}(V) \qquad I_{d}(A) \qquad V_{d}(A) \end{split}$$

$$I_d^{1/2} (A)^{1/2} \times 10^{-4}$$

$$I_d^{1/2} (A)^{1/2} \times 10^{-4}$$